Cross-Stack Characterization and Solid State Drive-Based Near Data Processing for Recommendation Workloads

Samuel Hsia*, Mark Wilkening*, Udit Gupta,

Caroline Trippel, Carole-Jean Wu, Gu-Yeon Wei, David Brooks

At Boston Area Architecture Workshop (BARC 2021)



Indicates equal contribution





 \equiv



Cut to the Chase: and 99 Other Rules to Liberate Yourself and





PAT THE

Witness fat, 8 Bena



What is recommendation

Recommended for You

Amazon.com has new recommendations for you based on items you purchased or told us you own.

amazon.com

What is recommendation

Recommended for You

Amazon.com has new recommendations for you based on items you purchased or told us you own.



amazon.com

You Item Preferences

What is recommendation

Recommended for You

Amazon.com has new recommendations for you based on items you purchased or told us you own.



You Item Preferences

amazon.com

Item Recommendations

Infrastructure Demands



Facebook Datacenters' Al Inference Cycles [1]

The Architectural Implications of Facebook's DNN-based Personalized Recommendation Models" (HPCA 2020) Gupta, et. al.

Infrastructure Demands



Facebook Datacenters' Al Inference Cycles [1]

Also accounts for 50% of training demand [2]

The Architectural Implications of Facebook's DNN-based Personalized Recommendation Models" (HPCA 2020) *Gupta, et. al.* Deep Learning Training in Facebook Data Centers: Design of Scale-up and Scale-out Systems" (arXiv 2020) Naumov, et. al.

Infrastructure Demands

Unique Compute Requirements



The Architectural Implications of Facebook's DNN-based Personalized Recommendation Models" (HPCA 2020) *Gupta, et. al.* Deep Learning Training in Facebook Data Centers: Design of Scale-up and Scale-out Systems" (arXiv 2020) Naumov, et. al.

Infrastructure Demands

Unique Compute Requirements



Also accounts for 50% of training demand [2

10⁰ 10¹ 10² Computational Intensity [FLOPS/byte] Different than CNNs and RNNs Model Diversity

The Architectural Implications of Facebook's DNN-based Personalized Recommendation Models" (HPCA 2020) *Gupta, et. al.* Deep Learning Training in Facebook Data Centers: Design of Scale-up and Scale-out Systems" (arXiv 2020) Naumov, et. al.

Characterization



[IISWC '20]

Characterization



[IISWC '20]





[ASPLOS '21]

Characterization







[ASPLOS '21]

Algorithms



Application variety leads to algorithm diversity



leads to algorithm diversity Algorithms are implemented with different software frameworks





Different layers of the execution stack have different bottlenecks!

Question: What are the bottlenecks of each layer and how do they affect one another?

Question: What are the bottlenecks of each layer and how do they affect one another?



What do industry-representative algorithms (model architectures) look like?

Question: What are the bottlenecks of each layer and how do they affect one another?



What do industry-representative algorithms (**model architectures**) look like?



What are the **performance trends** of deploying recommendation on CPUs and GPUs?

Question: What are the bottlenecks of each layer and how do they affect one another?



What do industry-representative algorithms (**model architectures**) look like?



What are the **performance trends** of deploying recommendation on CPUs and GPUs?



Can we explain the performance trends with **software level operators**?

Question: What are the bottlenecks of each layer and how do they affect one another?



What do industry-representative algorithms (model architectures) look like?



What are the **performance trends** of deploying recommendation on CPUs and GPUs?



Can we explain the performance trends with **software level operators**?



Can we explain the performance trends with microarchitectural analysis?

Question: What are the bottlenecks of each layer and how do they affect one another?



What do industry-representative algorithms (**model architectures**) look like?



What are the **performance trends** of deploying recommendation on CPUs and GPUs?



Can we explain the performance trends with **software level operators**?



Can we explain the performance trends with **microarchitectural analysis**?

continuous inputs (age, time of day)







Question: What are the bottlenecks of each layer and how do they affect one another?



What do industry-representative algorithms (**model architectures**) look like?



What are the **performance trends** of deploying recommendation on CPUs and GPUs?



Can we explain the performance trends with **software level operators**?



Can we explain the performance trends with **microarchitectural analysis**?

Systems Platforms Evaluation


Systems Platforms Evaluation



Systems Platforms Evaluation



Systems Platforms Evaluation



Cascade Lake
1080 Ti GPU
T4 GPU

Model architecture and use-case play important roles in determining acceleration

Optimal hardware varies based on model architecture and input batch size

				Cascade Lake					GTX 1080 Ti				T4			
NCF -	2.9	3.3	3.4	2.9	3.1	3.4	3.8	2.7	3.3	3.6	4.3	4.6	5.4	10.7	12.9	
RM3	1.3	2.6			3.6		4.3	5.1	7.5	12.4	12.0	9.8	8.7	7.7	7.2	
WnD-	1.6	2.3	1.8	2.4	2.5	2.4	2.6	3.6	4.9	6.9	10.8	15.3	13.7	14.5	13.4	
MT-WnD	1.1	2.8	2.0	1.9	1.7		2.5	3.8	6.0	8.9	15.4	14.6	14.9	14.6	14.9	
RM1-	1.9	2.8	2.6	2.2	1.7	2.1	2.2	2.4	2.5	2.8	3.1	2.6	3.1	2.9	2.9	
RM2 -	1.5	2.8	1.9	1.7	1.9	2.4	2.9	5.2	3.7	3.4	3.2	2.9	2.8	2.7	2.7	
DIN -	1.5	1.6	1.4	1.5	1.6	1.6	1.5	1.9	3.5	3.4	2.8	3.1	2.9	3.2	3.2	
DIEN -	1.5	1.5	1.3	1.7	2.0	1.8	2.1	3.2	5.2	6.3	7.0	7.3	6.9	6.1	6.9	
	2	2	6	8	26	32	64	128	256	512	020		3096	3797	6384	
	Batch Size															

Characterization

Question: What are the bottlenecks of each layer and how do they affect one another?



What do industry-representative algorithms (**model architectures**) look like?



What are the **performance trends** of deploying recommendation on CPUs and GPUs?



Can we explain the performance trends with **software level operators**?



Can we explain the performance trends with **microarchitectural analysis**?







GPUs accelerate models dominated by **FC** operators on CPUs by reducing the FC operator



due to data communication overheads



Different generations of the same platform type (i.e., CPU/GPU) affect exact operator usages but retain general trends.

Characterization

Question: What are the bottlenecks of each layer and how do they affect one another?



What do industry-representative algorithms (**model architectures**) look like?



What are the **performance trends** of deploying recommendation on CPUs and GPUs?



Can we explain the performance trends with **<u>software level operators</u>**?



Can we explain the performance trends with **microarchitectural analysis**?

TopDown Background



TopDown Background



Latency Bound i-cache miss Bandwidth Bound instruction decoder inefficiency

Core Bound

sub-optimal functional units

Memory Bound d-cache miss/bandwidth

TopDown Pipeline Slot Breakdowns







52







On Cascade Lake, FC-dominated models **benefit from wider SIMD**, **shifting bottlenecks to memory subsystem**



Pipeline Slot Breakdown (%)

Attention-based models suffer from frontend latency (L1 instruction-cache misses)



Models with more embedding table lookups suffer from **instruction decoder bottlenecks**



Models with more embedding table lookups suffer from **instruction decoder bottlenecks**



CPU Cycles limited due to Frontend Decoder Pipeline

Models with more embedding table lookups suffer from **instruction decoder bottlenecks**



CPU Cycles limited due to Frontend Decoder Pipeline

Summary of Microarchitectural Effects

Type of Model	Microarchitectural Insight
FC Heavy	On Broadwell, insufficient functional units On Cascade Lake, sub-optimal memory subsystem
Attention Heavy	Frontend Latency L1 i-cache miss rate (L1 i-MPKI)
Embedding Heavy	Frontend Bandwidth Decoded i-cache (DSB)

Characterization

Question: What are the bottlenecks of each layer and how do they affect one another?



What do industry-representative algorithms (model architectures) look like?



What are the **performance trends** of deploying recommendation on CPUs and GPUs?



Can we explain the performance trends with **software level operators**?



Can we explain the performance trends with **microarchitectural analysis**?

Characterization

2020 IEEE International Symposium on Workload Characterization (IISWC)

Cross-Stack Workload Characterization of Deep Recommendation Systems

> Samuel Hsia¹, Udit Gupta^{1,2}, Mark Wilkening¹, Carole-Jean Wu², Gu-Yeon Wei¹, David Brooks¹

More algorithms



More industryrepresentative deep recommendation models

More characterization



More microarchitectural insights based on detailed PMU counter analysis

Open-Source



Model implementations and experiment scripts open-sourced: <u>https://github.com/</u> <u>harvard-acc/DeepRecSys</u>

This talk

Characterization







[ASPLOS '21]

[IISWC '20]

Computational Trends in Recommendation

Computational Trends in Recommendation

More Features, More Accuracy



Nonzero Weights

ing Massive Scale Deep Learning Ads Systems with GPUs and SSDs", PeRSonAl at ISCA 2020, Weijie Zhao

Computational Trends in Recommendation

0.7450 0.7350 0.7250 0.7250 0.7050 0.7050 0.6950 0.6950 0.6950 0.6950 0.6950 0.6950 0.6950 0.6950 0.7050 0.6950 0.7050 0.6950 0.7050 0.6950 0.7050 0.6950 0.7050 0.6950 0.6950 0.6950 0.6053 0.6053 0.0051 0.705 0.6950 0.6053 0.00553 0.0051 0.705

More Features, More Accuracy

Nonzero Weights

... And Memory Capacity



ing Massive Scale Deep Learning Ads Systems with GPUs and SSDs", PeRSonAl at ISCA 2020, Weijie Zhao erstanding Capacity-Driven Scale-Out Neural Recommendation Inference", arXiv:2011.02084, Lui et. al.





Cost











Cost Read Latency



O(5-10X) O(10ns)









Cost Read LatencyWrite Latency



O(5-10X) O(10ns) O(10ns)





Random 4KB Cost Read LatencyWrite Latency Read B/W



O(5-10X) O(10ns) O(10ns) O(75GB/s)


High-Capacity Flash vs. DRAM

```
Random 4KB
Cost Read LatencyWrite Latency Read B/W Random 128B
```



O(5-10X) O(10ns) O(10ns) O(75GB/s) O(75GB/s)







3 Orders of magnitude slower embedding operations

Low Bandwidth Page Size vs. Access Size Software Overheads in PCIe Access



3 Orders of magnitude slower embedding operations

Low Bandwidth Page Size vs. Access Size Software Overheads in PCIe Access





3 Orders of magnitude slower embedding operations Low Bandwidth Page Size vs. Access Size Software Overheads in PCIe Access



Significant slowdown in embedding dominated models

Low Bandwidth

Page and Access Size Mismatch Software Overheads in PCIe Access



Hit-rates vary wildly across embedding tables from 10% to 90%

Page and Access Size Mismatch

Software Overheads in PCIe Access



Page and Access Size Mismatch

> Table re-ordering, advanced caching

> > Bandana [1]

Smaller flash page sizes in SSD hardware, byte addressable NVM Software Overheads in PCIe Access

Hit-rates vary wildly across embedding tables from 10% to 90%

[1] "Bandana: Using Non-volatile Memory for Storing Deep Learning Models", SysML 19, Eisenman et. al.



Hit-rates vary wildly across embedding tables from 10% to 90%

[1] "Bandana: Using Non-volatile Memory for Storing Deep Learning Models", SysML 19, Eisenman et. al.

[2] "RecSSD: Near Data Processing forSolid State Drive Based Recommendation Inference", ASPLOS 2021, Wilkening et. al.

Question: What is NDP, why does it work, and when does it work?



Question: What is Near Data Processing, why does it work, and when does it work?



Question: What is NDP, why does it work, and when does it work?



Question: What is NDP, why does it work, and when does it work?



General Purpose NDP

- Built for a wide array of computational tasks
- Typically relies on highly customized hardware accelerators, SSD firmware, host drivers, and programming interfaces

RecSSD

- Built for recommendation
- Uses commodity hardware
- Built entirely within the FTL
- Uses standard NVMe interfaces and minimal driver modifications
- Minimalist, cost efficient. low latency











RecSSD Performance



Up to 2x inference latency improvement alongside conventional caching techniques

Thanks for listening!

Questions?





Memory



96



97